

## United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/723,517	10/723,517 11/26/2003		Jai-Hyung Won 8028-36 (SPX200306-		8995	
22150	2150 7590 03/17/2005			EXAMINER		
F. CHAU &		HATES, LLC	TRINH, MICHAEL MANH			
WOODBUR				ART UNIT	PAPER NUMBER	
	•			0000		

2822

DATE MAILED: 03/17/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

20

		Application No		Applicant(s)						
		10/723,517		WON ET AL.						
	Office Action Summary	Examiner		Art Unit						
		Michael Trinh		2822						
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).										
Status										
1)⊠	Responsive to communication(s) filed on 26 I	November 2003.								
2a)□	This action is <b>FINAL</b> . 2b)⊠ Thi	is action is non-fir	ıal.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.									
Disposition of Claims										
_	Claim(s) 1-24 is/are pending in the application	n.								
,	4a) Of the above claim(s) is/are withdrawn from consideration.									
5)□	Claim(s) is/are allowed.									
6)⊠	Claim(s) <u>1-24</u> is/are rejected.									
7)	Claim(s) is/are objected to.									
8)□										
Applicat	ion Papers									
9)□	The specification is objected to by the Examin	ier.								
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.										
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11)	11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority (	under 35 U.S.C. § 119									
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:										
	1. Certified copies of the priority documents have been received.									
	2. Certified copies of the priority documents have been received in Application No									
3. Copies of the certified copies of the priority documents have been received in this National Stage										
application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.										
dec and databled detailed emice action for a list of the certified copies not received.										
Attachment(s)										
	e of References Cited (PTO-892)	4) 🗆	Interview Summary (I							
	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08	5)	Paper No(s)/Mail Dat Notice of Informal Pa		O-152)					
	r No(s)/Mail Date	" 6) □	1	•	•					

Art Unit: 2822

## **DETAILED ACTION**

\*\*\* This office action is in response to filling of the application on November 26, 2003. Claims 1-24 are current pending.

\*\*\* Claims 11-12 and 23-24 are objected to for vague, since "...third main process gases..." is mentioned in claims 11-12 and 23-24, but there is lacking "...second main process gases..." in any previous base claims.

## Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1,4-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Papasouliotis et al (6,846,745).

Papasouliotis teaches a high-density plasma CVD process comprising the steps of preparing a semiconductor substrate; loading the semiconductor substrate into a process chamber; and injecting first main process gases including a silicon source gas (col 6, lines 41-67), an oxygen gas (col 7, lines 1-8), with silicon tetrafluoride (SiF<sub>4</sub>) also acted as a nitrogen free chemical etching gas (col 7, lines 14-15; Abstract; col 9, lines 1-19), a hydrogen gas (col 6, lines 50-55; col 9, lines 45-61; col 15, lines 5-34), and a helium gas (re claim 13; col 6, lines 49-51; col 16, lines 1-3; col 7, lines 16-21) into the process chamber to generate a high density plasma

Art Unit: 2822

over the semiconductor substrate and to simultaneously form a silicon oxide layer on the semiconductor substrate (Figs 2A-2B, col 6, line 9 through col 8), wherein the semiconductor substrate is heated to a temperature in a range of about 480 °C to about 650 °C (col 8, lines 13). Re claims 4 and 16, wherein the silicon source gas is silane or disilane (col 6, lines 56-65), and wherein silicon tetrafluoride (SiF<sub>4</sub>) is also acted as a nitrogen free chemical etching gas (col 7, lines 14-15; abstract). Re claims 5-12 and 17-24, wherein deposition to form the silicon oxide layer is repeated a number of time in order to fill the gaps on the semiconductor substrate (Figs 1A-1B and 2A-2B; col 8, lines 44-60), wherein in each initial deposition and subsequent deposition (e.g. first, second, third, fourth, etc.), the process gases are injected into the chamber for deposition of the silicon oxide layer, wherein the process gases include a silicon source gas, an oxygen gas, silicon tetrafluoride (SiF<sub>4</sub>) acted as a nitrogen free chemical etching gas, a hydrogen gas, and/or a helium gas.

Papasouliotis does not mention a temperature in a range of about 550-700°C.

However, Papasouliotis also teaches the temperature in a range of about 450-750°C, preferably, in a range of about 480-650 °C (col 8, lines 1-13).

Therefore, the subject matter as a whole would have been obvious to one or ordinary skill in the art at the time the invention was made to select the portion of the prior art's range of temperature as taught by Papasouliotis, which is within the range of applicant's claims, because it has been held to be obvious to select a value in a known range by optimization for the best results, and would be an unpatentable modification, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation". *In Re Aller* 104 USPQ 233,255 (CCPA 1955); *In re Waite* 77 USPQ 586 (CCPA 1948); *In Re Swanson* 56 USPQ 372 (CCPA 1942); *In Re Sola* 25 USPQ 433 (CCPA 1935); and *In Re Dreyfus* 24 USPQ 52 (CCPA 1934).

3. Claims 2-3 are rejected under 35 U.S.C. 103(a) as being unpatentable over Papasouliotis et al (6,846,745) taken with Hanawa (5,753,044).

Papasouliotis teaches a high-density plasma CVD process as applied to claims 1,4-24 above. Re claim 2, Papasouliotis also teaches (at Fig 3, col 11, line 55 through col 12, line 48) to use any of various high density plasma CVD (HDP-CVD) for performing the invention, wherein

Art Unit: 2822

the high density plasma is generated by applying a plasma power to an electrode 305 installed outside the process chamber 303, and a bias power 315 to the semiconductor substrate 309 during the injection of the first main process gases. Re claim 3, Papasouliotis also teaches (at column 8, lines 27-43) the plasma power is in the range of 3000-5000 watts (3-5 kilowatts at col 8, lines 32-40), and the bias power is in the range of about 500 to 5000 watts (0.5-5 kilowatts at col 8, lines 27-31).

Re claim 2, Papasouliotis thus lacks mentioning the electrode 305 as an induction coil, and, re claim 3, lacks reciting the plasma power of about 2500-5000 watts and bias power of 800-4000 watts.

However, re claim 2, Hanawa teaches (at Figures 1-2,17-18; col 4, lines 39-65; Figs 17-18, col 7, lines 43-67) a high plasma density apparatus, wherein high density plasma is generated by applying a plasma power to an induction coil (18,60') installed outside the chamber as to increase the plasma ion density uniformity across the wafer surface. Re claim 3, Papasouliotis already teaches (at column 8, lines 27-43) the plasma power is in the range of 200-10000 watts, preferably 3000-5000 watts (3-5 kilowatts at col 8, lines 32-40), and the bias power is in the range of about 2000-10000 watts, preferably about 500 to 5000 watts (0.5-5 kilowatts at col 8, lines 27-31).

Therefore, the subject matter as a whole would have been obvious to one or ordinary skill in the art at the time the invention was made to employ a high plasma density CVD reactor for depositing the silicon oxide layer of Papasouliotis by employing the high plasma density apparatus having the induction coil installed outside the chamber, as taught by Hanawa. This is because of the desirability to increase the plasma ion density uniformity across the wafer surface due to the induction coil so that the silicon oxide layer can be deposited in an uniform and effective manner. Also, the subject matter as a whole would have been obvious to one or ordinary skill in the art at the time the invention was made to select the portion of the prior art's range of plasma power and bias power, as taught by Papasouliotis, which is within the range of applicant's claims, because it has been held to be obvious to select a value in a known range by optimization for the best results, and would be an unpatentable modification, where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation". *In Re Aller* 104 USPQ 233,255 (CCPA 1955); *In* 

Art Unit: 2822

re Waite 77 USPQ 586 (CCPA 1948); In Re Swanson 56 USPQ 372 (CCPA 1942); In Re Sola 25 USPQ 433 (CCPA 1935); and In Re Dreyfus 24 USPQ 52 (CCPA 1934).

\*\*\*\*\*\*

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael M. Trinh whose telephone number is (571) 272-1847. The examiner can normally be reached on M-F: 8:30 Am to 5:00 Pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on (571) 272-1852. The fax phone number is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the receptionist whose telephone number is (703) 308-0956.

Oacs-102

Michael Trinh Primary Examiner

The Quel

Page 5